

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Mercaldi et al.

Patent No.: 6,960,264

Issued: November 1, 2005

For: PROCESS FOR FABRICATING
FILMS OF UNIFORM PROPERTIES ON
SEMICONDUCTOR DEVICES

Attorney Docket No.: 2269-3364.5US

VIA ELECTRONIC FILING

September 7, 2007

REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT
OFFICE MISTAKES (37 C.F.R. § 1.322)

Attn.: Certificate of Corrections Branch
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

It is noted that several errors appear in this patent of a typographical nature. These errors are due to mistakes in printing on the part of the U.S. Patent and Trademark Office, and occurred through no fault of the Applicants. A certificate of correction in the form attached hereto is requested.

Please note that an Amendment Pursuant to 37 C.F.R. § 1.312(a) (copy enclosed) was filed concurrently with the issue fee on December 19, 2003, but the amendments contained therein were apparently not completely included in the printed patent. Attached is a copy of the previously filed Amendment Pursuant to 37 C.F.R. § 1.312(a) and the date-stamped postcard, acknowledging receipt by the PTO, to provide proof of such filing. The subject matter of this amendment is included in the attached Certificate of Correction.

Please send the Certificate to:

Name: Brick G. Power
Address: TraskBritt
P.O. Box 2550
Salt Lake City, Utah 84110

Attached hereto is Form PTO/SB/44, which is suitable for printing.

Respectfully submitted,



Brick G. Power
Registration No. 38,581
Attorney for Applicant(s)
TRASKBRITT
P.O. Box 2550
Salt Lake City, Utah 84110-2550
Telephone: 801-532-1922

Date: September 7, 2007
BGP/csw:ec

Attachments: PTO/SB/44
Copy of Amendment Pursuant to 37 C.F.R. § 1.312(a)
Copy of date-stamped postcard

Document in Prol. aw

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,960,264 B2
APPLICATION NO.: 10/047,051
ISSUE DATE : November 1, 2005
INVENTOR(S) : Garry Anthony Mercaldi and Don Carl Powell

Page 1 of 2

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the title page:

In item (56) References Cited

U.S. PATENT DOCUMENTS insert:	4,395,438	7/1983	Chiang
	4,872,947	10/1989	Wang et al.
	4,963,506	10/1990	Liaw et al.
	5,400,739	3/1995	Kao et al.
	5,436,172	7/1995	Moslehi
	5,482,739	1/1996	Hey et al.
	5,551,985	9/1996	Brors et al.
	5,618,761	4/1997	Eguchi et al.
	5,635,409	6/1997	Moslehi
	5,571,603	11/1996	Utumi et al.
	5,607,773	4/1997	Ahlburn et al.
	5,776,557	7/1998	Okano et al.
	5,830,277	11/1998	Johnsgard et al.
	5,970,383	10/1999	Lee
	5,932,286	8/1999	Beinglass et al.
	5,976,990	11/1999	Mercaldi et al.
	5,989,718	11/1999	Smith et al.

After last entry of U.S. Patent Documents,

insert

--FOREIGN PATENT DOCUMENTS

JP

10-206020

8/1998 --

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Brick G. Power
TRASKBRITT
230 South 500 East, Suite 300
Salt Lake City, Utah 84102 USA

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 10 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.
SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,960,264 B2
APPLICATION NO.: 10/047,051
ISSUE DATE : November 1, 2005
INVENTOR(S) : Garry Anthony Mercaldi and Don Carl Powell

Page 2 of 2

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the specification:

COLUMN 1,	LINE 38,	change "conductive." to --conductive,--
COLUMN 2,	LINE 64,	change "semiconductor," to --semiconductor--
COLUMN 3,	LINE 65,	change "State"" to -- state"--
COLUMN 5,	LINE 3,	change "(sun)ming" to --summing--
COLUMN 8,	LINE 32,	change "(ie.," to --(i.e.,--
COLUMN 9,	LINE 16,	change "patent")." to --patent"),--
COLUMN 9,	LINE 29,	change "appropriate." to --appropriate,--
COLUMN 10,	LINE 28,	change "invention." to --invention,--
COLUMN 10,	LINE 30,	change "heat-up." to --heat-up,--

In the claims:

CLAIM 8, COLUMN 15, LINE 5, change "wherein said the" to --wherein the--

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Brick G. Power
TRASKBRITT
230 South 500 East, Suite 300
Salt Lake City, Utah 84102 USA

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS
SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

THE PATENT & TRADEMARK OFFICE MAILROOM DATE
STAMPED HEREON IS AN ACKNOWLEDGEMENT THAT ON THIS
DATE THE PATENT & TRADEMARK OFFICE RECEIVED:

Transmittal Letter (2 pages, w/duplicate copy); Part B - Issue Fee
Transmittal (1 page, w/duplicate copy); Check No. 19722 in the amount of
\$1,645.00; Amendment Pursuant to 37 C.F.R. § 1.312(a) (12 pages); and
Fee Addressee for Receipt of PTO Notices Relating to Maintenance Fees
(2 pages).

Invention: PROCESS FOR FABRICATING FILMS OF
UNIFORM PROPERTIES ON SEMICONDUCTOR
DEVICES
Applicant(s): Mercaldi et al.
Filing Date: January 14, 2002
Serial No.: 10/047,051
Date Sent: December 19, 2003 via Express Mail Label No.
EV326918399US
Docket No.: 2269-3364.5US
BGP/dlm:djp



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Mercaldi et al.

Serial No.: 10/047,051

Filed: January 14, 2002

For: PROCESS FOR FABRICATING
FILMS OF UNIFORM PROPERTIES ON
SEMICONDUCTOR DEVICES

Confirmation No.: 5851

Examiner: J. Lund

Group Art Unit: 1763

Attorney Docket No.: 2269-3364.5US
(96-1135.05/US)

Notice of Allowance Mailed:

September 23, 2003

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EY3266183991US

Date of Deposit with USPS: December 19, 2003

Person making Deposit: Christopher Haughton

AMENDMENT PURSUANT TO 37 C.F.R. § 1.312(a)

Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Sir:

Please amend the above-referenced application as follows:

Amendments to the Specification begin on page 3 of this paper.

Serial No. 10/047,051

Amendments to the Claims are reflected in the listing of claims which begins on page 9 of this paper.

Remarks begin on page 12 of this paper.

IN THE SPECIFICATION:

Please replace paragraph number [0001] with the following rewritten paragraph:

[0001] Cross-Reference to Related Applications: This application is a continuation of application Serial No. 09/506,205, filed February 17, 2000, ~~pending,~~ now U.S. Patent 6,471,780, issued October 29, 2002, which is a continuation of application Serial No. 09/041,913, filed March 13, 1998, pending.

Please replace paragraph number [0034] with the following rewritten paragraph:

[0034] Temperature variation according to the process of the present invention may be effected by altering one or more characteristics of the power that is required by a heat generating source, such as a conventional furnace or a rapid thermal processing system. Various characteristics of the power that may be altered in order to effect temperature variation include frequency, amplitude and phase. Similarly, multiple power frequencies may be summed. Altering such characteristics of the heat-generating power facilitates creation of temperature variations of virtually any profile, as may be illustrated by a line graph wherein temperature is plotted over time. Alternatively, the temperature variation of the process of the present invention may be effected by setting the process chamber to a predetermined, fixed temperature profile, which is also referred to as a temperature set point profile. A feedback control system of the type known in the art may be employed to alter the amount of power that is input into the process chamber in order to increase, maintain, or reduce the amount of heat that is generated in the ~~process-chamber,~~ chamber and thereby substantially emulate the temperature set point profile.

Please replace paragraph number [0037] with the following rewritten paragraph:

[0037] The first embodiment of the process is particularly useful for enhancing the uniformity of materials that, under steady state reaction chamber temperature conditions, form thicker layers at the center region of a semiconductor wafer than at the edge region of the same due to a higher reaction rate at the center region than at the edge region since, in some layer formation processes, fewer reactants are available at the edge region than at the center region of a

semiconductor wafer, which may result in the formation of a layer with a ~~“convex” or “convex”~~ or “dome” (i.e., inverted “bowl” or “dish”)-~~shaped- shaped~~ contour. Thus, the process of the present invention is useful for preventing the “convex” or “dome” (i.e., inverted “bowl” or “dish”)-~~shaped- shaped~~ contours of layers that are typically formed by many conventionally employed processes which deposit or grow layers on semiconductor wafers under steady state temperature conditions. As explained previously, such non-uniformities are typically caused by the differential depletion of reactants, or the creation of reactant gradients, over the surface of the semiconductor wafer.

Please replace paragraph number [0038] with the following rewritten paragraph:

[0038] The formation of a doped amorphous silicon layer of substantially uniform properties is exemplary of the first embodiment of the process of the present invention. Typical conventional doped amorphous silicon deposition techniques, such as the exemplary process that is disclosed in United States Patent 4,963,506 (the “506 Patent”), which issued to Hang M. Liaw, et al. on October 16, 1990, the disclosure of which is hereby incorporated by reference in its entirety, occur under steady state conditions within a reaction chamber that has been heated to between about 500° C. and 600° C. In contrast, the deposition of doped amorphous silicon in accordance with the first embodiment of the present invention occurs while the reaction chamber temperature is being increased to about 600° C. First, a semiconductor wafer upon which the doped amorphous silicon layer is to be formed is placed into a reaction chamber while the temperature within the chamber is held at “idle” (e.g., a temperature of about 500° C.). The temperature within the reaction chamber is then increased. As the reaction chamber reaches a desirable initial deposition temperature (e.g., about 525° C. for doped amorphous silicon), the appropriate, conventionally employed reactants are introduced therein. The rate at which the reaction chamber temperature is subsequently increased and the amount of the temperature increase is dependent upon several factors, including without limitation the specific type of material that is being deposited, the desired layer properties and the desired level of layer uniformity. The introduction of reactants into the reaction chamber continues until the

temperature within the reaction chamber reaches a desired terminal deposition temperature (e.g., about 500° C. to 550° C. for doped amorphous silicon), at which temperature the introduction of reactants is stopped. Subsequently, the temperature within the reaction chamber is decreased to the “idle” temperature and the semiconductor wafer may be removed therefrom.

Please replace paragraph number [0039] with the following rewritten paragraph:

[0039] For the purpose of comparison, a layer of doped amorphous silicon was formed upon a semiconductor wafer in accordance with a conventional steady state deposition technique while the semiconductor wafer was being rotated. The doped amorphous silicon layer had a “convex” or “dome”-shaped-~~_shaped~~ contour, indicating that the doped amorphous silicon layer is thicker at the center region of the semiconductor wafer than at the edge region of the same. The doped amorphous silicon layer that was deposited by a prior art technique varied about 35 Å from its thickest measured point (1015.81 Å), near the center region of the semiconductor wafer, to its thinnest measured point (979.33 Å), near the wafer’s edge region, which is a variation of about 3.5% from the median thickness (about 1002 Å) of the layer; thus, the standard deviation of the variation in thickness was about 1.2%.

Please replace paragraph number [0040] with the following rewritten paragraph:

[0040] In contrast, a doped amorphous silicon layer that was formed on a semiconductor wafer in accordance with the first embodiment of the inventive process, as explained above, exhibited a more uniform thickness than that of the conventional technique described in the preceding paragraph, as evidenced by the lack of an inverted “bowl” or “dish” shaped-~~_shaped~~ contour. Stated in relative terms, the doped amorphous silicon layer varied only about 8 Å from its thickest measured point (1003.72 Å) to its thinnest measured point (995.65 Å), which is a variation of only about 0.8% from the median thickness (1001.20 Å) of the layer; thus, the standard deviation of the variation in thickness was only about 0.25%. The doped amorphous silicon layer that was formed in accordance with the first embodiment of the inventive process had about one-fifth to about one-sixth the variation in thickness of the doped amorphous silicon

layer as a doped amorphous silicon layer of similar overall thickness that was deposited under prior art steady state temperature conditions.

Please replace paragraph number [0044] with the following rewritten paragraph:

[0044] The second embodiment of the inventive process is particularly useful for facilitating the formation of layers of substantially uniform properties from materials that, under steady state temperature conditions, form thinner layers at the center region of a semiconductor wafer than at its edge region. Thus, the second embodiment of the process is useful for preventing the formation of layers having concave "bowl" or "dish"-shaped-~~shaped~~ contours, which may occur when conventional techniques are employed.

Please replace paragraph number [0046] with the following rewritten paragraph:

[0046] FIGs. 4 and 5 are 49 point contour maps of semiconductor wafers bearing thick (i.e., 1,800Å to 2,000Å) silicon nitride layers. The contour map of FIG. 4 illustrates the thickness of a silicon nitride layer that has been formed upon a semiconductor wafer in a hot wall furnace by conventional steady state temperature deposition techniques. The silicon nitride layer shown in FIG. 4 has a "bowl" or "dish"-shaped-~~shaped~~ contour, which is typically caused by reactant gradients over the surface of a semiconductor wafer. As noted previously, when conventional techniques are employed which utilize steady state temperatures throughout the reaction chamber, the reaction rate of the edge region of a semiconductor wafer is higher than the temperature of the center region of the same. Additionally, it is known in the art that thicker layers of some materials form upon the higher temperature regions of a semiconductor wafer than upon the lower temperature regions thereof. Consequently, the use of steady state reaction temperatures throughout a deposition process may result in the formation of a silicon nitride layer having non-uniform properties due to the generation of reactant gradients thereabove. As illustrated by FIG. 4, the layer is thicker at the edge region of the semiconductor wafer than at its center region. The thickness of the silicon nitride layer varied, from its thinnest measured point (1,808.59Å) to its thickest measured point (1,874.90Å), by about 66Å, which is about 3.6% of the

total average layer thickness (1,833.47Å); thus, the standard deviation in layer thickness was about 1.1%.

Please replace paragraph number [0047] with the following rewritten paragraph:

[0047] In contrast, FIG. 5 is a contour map which depicts the thickness of a silicon nitride layer that has been formed upon a semiconductor wafer in accordance with the second embodiment of the process of the present invention (i.e., during a cool-down phase). The silicon nitride layer of FIG. 5 has a more uniform thickness than that of FIG. 4. The silicon nitride layer varied about 48Å from its thickest measured point (1,859.97Å) to its thinnest measured point (1,811.57Å), which is a variation of about 2.6% from the median thickness (1,836.30Å) of the layer; thus, the standard deviation of the variation in thickness was only about 0.75%. Moreover, the thickness of the silicon nitride layer depicted in FIG. 5 does not create the ~~the bowl-shaped~~ bowl-shaped contour of FIG. 4, indicating ~~that, that~~ when the process of the present invention is employed in order to form a silicon nitride layer upon a semiconductor wafer, the rate at which such a layer is formed on the edge region of the semiconductor wafer is not significantly higher than the rate at which a layer is formed on the center region of the same.

Please replace paragraph number [0056] with the following rewritten paragraph:

[0056] Oscillation of the temperature within the reaction chamber may also be effected during a so-called “steady-state”, state, or “conventional” anneal phase, which is also referred to as a substantially steady state temperature trend. As in the heat-up phase, oscillation, fluctuation, or intermittent variation of the temperature within the reaction chamber maintains a substantially uniform temperature over the surface of a semiconductor wafer during the “conventional” anneal phase. FIG. 8 is a line graph which illustrates the temperature within the reaction chamber plotted over time during a “conventional” anneal phase. Although the graph line is saw tooth configured, as explained previously, each temperature increase is not necessarily followed by a decrease in temperature. Similarly, other oscillating heat-up patterns and less predictable variations in the temperature of the surrounding environment during the

"conventional" anneal phase are also within the scope of the present invention. During the "conventional" anneal phase, the temperature may remain within a predetermined range.

Please replace paragraph number [0063] with the following rewritten paragraph:

[0063] An exemplary material layer formation system 16, which is depicted in FIG. 12, includes a reaction chamber 20 with a heating element 22 therein. System 16 may also include a temperature sensor 17, or feedback system, of a type known in the art. Temperature sensor 17 is at least partially located within reaction chamber 20 so as to facilitate measurement of the temperature within reaction chamber 20 or of various portions of a semiconductor wafer 24 or other substrate within reaction chamber 20. Semiconductor wafers 24a, 24b and 24c upon which a material layer is to be formed are positioned on a platen 23 in reaction chamber 20. Platen 23 may be rotated by way of a rotator 25. Reaction chamber 20 is heated to a desired temperature by inputting power into heating element 22. As the temperature within reaction chamber 20 increases, the temperature of each of semiconductor wafers 24a, 24b and 24c increases. ~~An edge heater.~~ Heater 21 may also be positioned within reaction chamber 20 so as to increase the temperature of at least an edge of one or more semiconductor wafers 24 or other substrates located in reaction chamber 20. When the temperature of reaction chamber 20 reaches a first, or initial anneal, temperature, matter 26 of a type that will promote the formation of a material layer upon each of semiconductor wafers 24a, 24b and 24c is introduced into reaction chamber 20 through an inlet 28. Preferably, the introduction of matter 26 into reaction chamber 20 is continued until the reaction chamber reaches a second, or terminal anneal, temperature.

IN THE CLAIMS:

Claims 16 through 21 were previously cancelled. Claims 1 and 3 through 15 have been amended herein. All of the pending claims are presented below. This listing of claims will replace all prior versions and listings of claims in the application. Please enter these claims as amended.

Listing of Claims:

1. (Currently amended) A semiconductor processing assembly, comprising:
a reaction chamber configured to house at least one semiconductor substrate;
a heater located at least partially within ~~said- the~~ reaction chamber;
at least one temperature sensor configured to sense a temperature and transmit a signal in response to a sensed temperature; and
a temperature regulator in communication with ~~said- the~~ heater and ~~said- the~~ at least one temperature sensor and configured to continuously vary a thermal output of ~~said- the~~ heater and a temperature of at least a portion of ~~said- the~~ at least one semiconductor substrate responsive to ~~said- the~~ signal.
2. (Original) The semiconductor processing assembly of claim 1, comprising a plurality of temperature sensors for sensing temperatures at a corresponding plurality of locations.
3. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ at least one temperature sensor is configured to sense a temperature within ~~said- the~~ reaction chamber.

4. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ at least one temperature sensor is configured to sense a temperature of at least an area of ~~said- the~~ at least one semiconductor substrate.

5. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ temperature regulator is configured to vary ~~said- the~~ thermal output of ~~said- the~~ heater over a span of time.

6. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber comprises at least one of a hot wall furnace and a cold wall furnace.

7. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber comprises at least one of a vertical furnace and a horizontal furnace.

8. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber is configured to house only a single semiconductor substrate at a time.

9. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber comprises a plasma enhanced chamber.

10. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber comprises at least one of a high-pressure chamber, a low-pressure chamber, and an atmospheric-pressure chamber.

11. (Currently amended) The semiconductor processing assembly of claim 1, wherein ~~said- the~~ reaction chamber comprises at least one of a furnace and a rapid thermal processing chamber.

12. (Currently amended) The semiconductor processing assembly of claim 1, further comprising a rotator within ~~said- the~~ reaction chamber.

13. (Currently amended) The semiconductor processing assembly of claim 12, wherein ~~said- the~~ rotator is configured to rotate ~~said- the~~ at least one semiconductor substrate.

14. (Currently amended) A supplement to a fabrication chamber configured to perform a deposition process on a substrate, ~~said- the~~ supplement comprising:
a variable substrate temperature generation system configured to operate in cooperation with initiation of ~~said- the~~ deposition process, ~~said- the~~ variable substrate temperature generation system comprising a feedback control system in communication with at least one temperature sensor and a heating element of ~~said- the~~ fabrication chamber, ~~said- the~~ feedback control system configured to cause ~~said- the~~ heating element of ~~said- the~~ fabrication chamber to continuously alter a thermal output within ~~said- the~~ fabrication chamber and a temperature of at least a portion of the substrate in response to transmission of a signal from ~~said- the~~ at least one temperature sensor.

15. (Currently amended) The supplement of claim 14, wherein ~~said- the~~ feedback control system is configured to receive ~~said- the~~ signal and to alter power provided to ~~said- the~~ heating element in response to ~~said- the~~ signal.

16.-21. (Cancelled)

REMARKS

This amendment corrects errors in the text. Entry is respectfully solicited.

This amendment is submitted prior to or concurrently with the payment of the issue fee and, therefore, no petition or fee is required. No new matter has been added.

Respectfully submitted,



Brick G. Power
Registration No. 38,581
Attorney for Applicant(s)
TRASKBRITT
P.O. Box 2550
Salt Lake City, Utah 84110-2550
Telephone: 801-532-1922

Date: December 17, 2003
BGP/csw

\\Traskbritt1\Shared\DOCS\2269-3364.5US\56768.doc